$\frac{\text { UNIVERSITY }}{\text { JOHANNESBURG }}$

| PROGRAM |  | NATIONAL DIPLOMA ENGINEERING: ELECTRICAL |  |
| :---: | :---: | :---: | :---: |
| SUBJECT | : | ELECTRONICS 3 |  |
| CODE | : | EEL341 |  |
| DATE |  | WINTER SSA EXAMINATION 2019 July 2019 |  |
| DURATION | : | 3 HOURS [08:00 to 11:00] |  |
| WEIGHT | : | 0.6 |  |
| TOTAL MARKS | : | 100 |  |
| ASSESSOR | : | Mr. HP VAN DER WALT |  |
| MODERATOR | : | Mr. J SEBASTIAN | 2255 |
| NUMBER OF PAGES |  | 12 PAGES |  |


| INSTRUCTIONS | $:$ |
| :--- | :--- |
|  | ANSWER ALL QUESTIONS IN THIS QUESTION PAPER. |
|  | DO NOT USE ANY ADDITIONAL EXAM SCRIPT. |
| REQUIREMENTS | $:$ |

[^0]$\qquad$ STUDENT NUMBER: $\qquad$

## INSTRUCTIONS TO STUDENTS

1. ATTEMPT ALL QUESTIONS. 100 marks $=100 \%$
2. THEORY TYPE QUESTIONS MUST BE ANSWERED IN POINT FORM BY CAREFULLY CONSIDERING THE MARK ALLOCATION.
3. ALL DIAGRAMS AND SKETCHES MUST BE DRAWN NEATLY AND IN PROPORTION.
4. ALL DIAGRAMS AND SKETCHES MUST BE LABELED CLEARLY.
5. ALL WORK DONE IN PENCIL EXCEPT DIAGRAMS AND SKETCHES WILL BE CONSIDERED AS ROUGH WORK.
6. NOTE: MARKS WILL BE DEDUCTED FOR WORK WHICH IS POORLY PRESENTED.
7. INSTRUCTIONS THAT ARE NOT ADHERED TO WILL BE SUBJECTED TO A PENALTY OF BETWEEN 50 AND 100 PERCENT OF THE MARKS ALLOCATED TO THE SPECIFIC QUESTION.

## QUESTION 1

1.1 Complete the missing words.

An ideal Operational Amplifier is basically a three-terminal device which consists of two $\qquad$ impedance inputs, one called the Inverting Input, marked with a negative or "minus" sign.

Should the gain be too high it could cause the circuit to unless special care is taken during circuit design and PC board layout. It is better to cascade two or more equal-gain stages than to attempt high gain in a single stage.

Instrumentation amplifiers are used whenever DC gain is needed on a low-level signal that would be loaded by conventional differentialamplifier topologies. Instrumentation amplifiers take advantage of the of non-inverting op-amp inputs.

Ideal Operational Amplifiers also have one output (although there are ones with an additional differential output) of $\qquad$ impedance that is referenced to a common ground terminal and it should ignore any common mode signals that is, if an identical signal is applied to both the inverting and non-inverting inputs there should be $\qquad$ change to the output. However, in real amplifiers there is always some variation and the ratio of the change to the output voltage with regards to the change in the common mode input voltage is called the Rejection Ratio or CMRR.
1.2 Analyze the following figure to find the voltage at nodes A, B and C. Determine the current Io and If.

1.3 Regarding a discrete differential amplifier.
1.3.1 Sketch a neat drawing of such a differential amplifier using a LM741 OP-AMP.
1.3.2 Derive and formulate an equation for Vout should a $1 \mathrm{k} \Omega$ load resistor be connected to the output of the amplifier.
1.4.1
1.4.1.1 Sketch an integrator, label it, and then derive an equation for Vout.
1.4.1.2 Should $\mathrm{Vi}=10 \times 10^{-3} \sin 2000 \mathrm{t}, \mathrm{R}=1 \mathrm{M} \mathrm{Ohm}$ and $\mathrm{C}=1 \mu \mathrm{~F}$; find the output voltage at t . Propose one application for this circuit.
1.4.2 Regarding the construction of single and dual supplies for Op-Amps:
1.4.2.1 Sketch the circuit diagram of an inverting amplifier where a single battery is used to create a dual supply.
1.4.2.2 Repeat but illustrate how two batteries are used to create a dual supply voltage.
1.5 Draw an inverting amplifier with $\mathrm{Rf}=1,2 \mathrm{M} \Omega, \mathrm{Ri}=50 \mathrm{k} \Omega$, Vin $=0,2$ Vrms volt and $\mathrm{v}^{+}$connected to ground. If the input signal's frequency is 50 kHz , determine if the amplifier can operate at this frequency if the slew rate is $0,5 \mathrm{~V} / \mu \mathrm{S}$.
1.6 Offset voltages and currents makes op-amps non ideal.

1. Define the offset voltage.
2. How could one reduce the effect of offset voltage? Illustrate using a sketch.
3. How could you reduce the effect offset currents? Illustrate using a sketch.
1.7 Feedback.
4. Identify any op-amp application that utilizes positive feedback
5. Identify any op-amp application that utilizes negative feedback.

## QUESTION 2

Design a differential amplifier using 2 transistors $\mathrm{VCC}=-\mathrm{VEE}=15 \mathrm{~V}, \mathrm{Rc}=$ $10 \mathrm{k}, \beta=100$, hoe $=20 \mu \mathrm{~S}, \mathrm{Rb} 1=\mathrm{Rb} 2=1 \mathrm{k} \Omega$. The common section only contains a single resistor $(\mathrm{RE})=10 \mathrm{k} \Omega$. If $\mathrm{IeQ}=715 \mu \mathrm{~A}$ find:

### 2.1.1 hie of Q1

2.1.2 The differential gain (Ad)
2.1.3 The common mode gain (Ac)
2.1.4 The CMRR of the amplifier
2.1.5 Output voltage if Vin $=10 \mathrm{mV} \mathrm{rms}$
2.2 Replace RE using a current source (providing the same bias current) implemented using a single BJT, and resistors only. (Only illustrate this new section and not the complete amplifier).
2.3 Define and find the new CMRR of the improved circuit as in 2.2. (use the same parameters for Q3 as for Q1)

## QUESTION 3

3.1 An amplifier has feedback impedance Zf between input and output terminals. Derive equations to show how the feedback impedance can be replaced with a single impedance on the input side of the amplifier and a single impedance at the output side of the amplifier, labeled as Zm 1 and Zm 2 .
3.2 For a common emitter amplifier with $\mathrm{Rb} 1, \mathrm{Rb} 2$, Rc and Re. Sketch the high frequency small signal model and find the input and output miller capacitances ( $\mathrm{C}_{\mathrm{mi}}$ and $\mathrm{C}_{\mathrm{mo}}$ ). Take Cbe $=20 \mathrm{pF}, \mathrm{Cbc}=2 \mathrm{pF}, \beta=100$, $\mathrm{Rc}=5 \mathrm{k} 6, \mathrm{gm}=33,3 \mathrm{~ms}$ and $\beta \mathrm{re}$ (hie) $=3 \mathrm{k} \Omega$.
3.3 A FET amplifier has R1 $=\mathrm{R} 2=2 \mathrm{M} \Omega, \mathrm{RD}=10 \mathrm{k} \Omega, \mathrm{Rs}=1 \mathrm{k} \Omega$, rds $=500 \mathrm{k} \Omega$ and a source ( $2 \mathrm{k} \Omega$ ) connected to its input. Rs is bypassed with a $10 \mu \mathrm{~F}$ capacitor. If $\mathrm{I}_{\mathrm{DSS}}=10 \mathrm{~mA}, \mathrm{Vp}=-4 \mathrm{~V}, \mathrm{~V}_{\mathrm{GSQ}}=-1,5 \mathrm{~V}, \mathrm{Cgd}$ $=5 \mathrm{pF}$, and $\mathrm{Cgs}=8 \mathrm{pF}$. Draw the small signal model and find:
3.3.1 $G m$ at the Q-point
3.3.2 The mid-band voltage gain
3.3.3 Values for the total in/output capacitances

## Question 3 (Continued)

3.3.4 The approximate dominant -3dB high frequency

## QUESTION 4

4.1 Create and design an active band-pass filter, making use of cascaded first order high and low-pass filters with a total gain of 12. The centre frequency must be 1100 Hz and the bandwidth equal to 1800 Hz . Sketch a neat graph (freehand) to show the response of the filter. Use $\mathrm{C}=0,01 \mu \mathrm{~F}$. Indicate the dB levels as well as all frequencies. No DC balancing is required.
4.2 Design a second order active HPF where $\mathrm{R} 1=\mathrm{R} 2=\mathrm{R}=10 \mathrm{k} \Omega$ $=\mathrm{C} 2=\mathrm{C}=0,1 \mu \mathrm{~F}, \mathrm{Rf}=5 \mathrm{k} 8$ and $\mathrm{Ri}=10 \mathrm{k} \Omega$.
4.2.1 What is the 3 dB frequency below the pass-band value?
4.2.2 What is the gain in the pass-band?
4.2.3 What is the response of this filter (type)?
4.3 Show how your design in question 4.1 can be modified change the filter network into a notch filter (band-stop).

## QUESTION 5

5.1 Discuss the importance of negative feedback as applicable to amplifiers.
(5)
5.2 Sketch the block diagram of a typical PLL system. Indicate the phase relationships that exist between the different blocks


[^0]:    SURNAME:

