



UNIVERSITY  
OF  
JOHANNESBURG

**PROGRAM** NATIONAL DIPLOMA  
*CHEMICAL ENGINEERING*

**SUBJECT** PROCESS CONTROL

**CODE** ICP3111

**DATE** SUMMER EXAMINATION  
25 NOVEMBER 2016

**DURATION** 08:30-11:30

**TOTAL MARKS** 100

**FULL MARKS** 100

---

**EXAMINER** : MRS T MASHIFANA AND MS T SITHOLE

**MODERATOR** : DR H RUTTO

**NUMBER OF PAGES** : 6 PAGES INCLUDING COVER PAGE

---

**INSTRUCTIONS:** CALCULATORS ARE ALLOWED (ONE PER STUDENT)

NO COMPUTER ALLOWED


ANSWER ALL QUESTIONS

---

**Question 1:****[25]**

1.1. What are the requirements to be satisfied to meet plant or process objectives? Provide examples to support your answer. [10]

1.2. Ethanol is feed to continuous reactor with presence of Acid Sulphuric catalyzer to produce ethylene. Distillation process then will be applied to separate ethylene-H<sub>2</sub>O mixture. Ethylene as a top product is then condensate with condenser to perform liquid ethylene. Hydrogenation of ethylene applies in another reactor with presence of Nickel catalyzer to produce ethane as a final product.



- (a) What is/are the reactant/s and the final product/s? [3]
- (b) List all the major equipment [3]
- (c) Develop a block flow diagram (BFD) for these processes. [9]

**Question 2****[20]**

Figure 2 below shows a distillation column. The objective is to maintain the distillate composition flow rate back to the column at  $C_D$  and the flow rate in the tailings at  $F_T$

By following the control system design steps, show how you will implement a control system to achieve the objectives.





Figure 2: Distillation column

## [20]

1. Draw a logic circuit for the following
  - (a)  $F = (A+B).C$  [3]
  - (b)  $F = A+B.\overline{C+D}$  [3]
  - (c)  $F = A.B + \overline{A.C}$  [4]
  - (d)  $F = \overline{(A+B).(C+D)}.\overline{C}$  [5]
2. Find the behaviour expression or alarm setting output for the following circuit (Neatly copy the circuit and label each signal stream labelled and show the final expression Q. [5])



## [15]






A control with an equal percentage inherent characteristic has a maximum  $C_v$  of 1300 and a rangeability of 40.



- (a) Calculate the % changes in the flow for every 10% change in valve. [5]
- (b) Calculate the values of  $C_v$  corresponding to valve travel from 10% to 40% by step of 10% draw a table containing these values. [10]

## [20]

- What are the types of error signal measurements? Give five [5]
- What is the difference between an analogue and a digital signal? [4]
- Explain the two main categories of control valve? [4]
- What are the uses of op-amps? Give four [4]
- Give three types of control valves? [3]

Appendix A :Traditional digital logic gate symbols, Boolean functions and truth table

| Type        | Distinctive shape   | Boolean algebra between A & B | Meaning  | Truth table   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
|-------------|---|-------------------------------|--|---|-------|--|--------|---|---|----------|---|---|---|---|---|---|---|---|---|---|---|---|
| <u>AND</u>  |    | $A \cdot B$                   | Output is true if and only if ( <u>iff</u> ) both $A$ and $B$ are true | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A AND B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>  | INPUT |  | OUTPUT | A | B | A AND B  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| INPUT       |   | OUTPUT                        |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           | B   | A AND B                       |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 0   | 0                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 1   | 0                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 0   | 0                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 1   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| <u>OR</u>   |    | $A + B$                       | True iff $A$ is true, or $B$ is true, or both.                         | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A OR B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>   | INPUT |  | OUTPUT | A | B | A OR B   | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| INPUT       |   | OUTPUT                        |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           | B   | A OR B                        |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 0   | 0                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 1   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 0   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 1   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| <u>NOT</u>  |  | $\overline{A}$                | True iff $A$ is false.   | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th></th><th>NOT A</th></tr><tr><td>0</td><td></td><td>1</td></tr><tr><td>1</td><td></td><td>0</td></tr></table>   | INPUT |  | OUTPUT | A |   | NOT A    | 0 |   | 1 | 1 |   | 0 |   |   |   |   |   |   |
| INPUT       |   | OUTPUT                        |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           |   | NOT A                         |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           |   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           |   | 0                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| <u>NAND</u> |  | $\overline{A \cdot B}$        | $A$ and $B$ are not both true.   | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A NAND B</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> | INPUT |  | OUTPUT | A | B | A NAND B | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| INPUT       |   | OUTPUT                        |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           | B   | A NAND B                      |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 0   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 1   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 0   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 1   | 0                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| <u>NOR</u>  |  | $\overline{A + B}$            | True iff neither $A$ nor $B$ .   | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A NOR B</th></tr><tr><td>0</td><td>0</td><td>1</td></tr></table>   | INPUT |  | OUTPUT | A | B | A NOR B  | 0 | 0 | 1 |   |   |   |   |   |   |   |   |   |
| INPUT       |   | OUTPUT                        |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           | B   | A NOR B                       |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 0   | 1                             |  |   |       |  |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |

|             |  |                         |                                    | <table><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>  | 0     | 1 | 0      | 1 | 0 | 0        | 1 | 1 | 0 |   |   |   |   |   |   |   |   |   |
|-------------|--|-------------------------|------------------------------------|---|-------|---|--------|---|---|----------|---|---|---|---|---|---|---|---|---|---|---|---|
| 0           | 1  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 0  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 1  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| <u>XOR</u>  |   | $A \oplus B$            | True iff $A$ is not equal to $B$ . | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A XOR B</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>  | INPUT |   | OUTPUT | A | B | A XOR B  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| INPUT       |  | OUTPUT                  |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           | B  | A XOR B                 |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 0  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 1  | 1                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 0  | 1                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 1  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| <u>XNOR</u> |  | $\overline{A \oplus B}$ | True iff $A$ is equal to $B$ .     | <table><tr><th colspan="2">INPUT</th><th>OUTPUT</th></tr><tr><th>A</th><th>B</th><th>A XNOR B</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> | INPUT |   | OUTPUT | A | B | A XNOR B | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| INPUT       |  | OUTPUT                  |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| A           | B  | A XNOR B                |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 0  | 1                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 0           | 1  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 0  | 0                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |
| 1           | 1  | 1                       |                                    |   |       |   |        |   |   |          |   |   |   |   |   |   |   |   |   |   |   |   |